The human brain comprises about a hundred billion neurons connected through quadrillion synapses. Spiking Neural Networks (SNNs) take inspiration from the brain to model complex cognitive and learning tasks. Neuromorphic engineering implements SNNs in hardware, aspiring to mimic the brain at scale (i.e., 100 billion neurons) with biological area and energy efficiency. The design of ultra-energy efficient and compact neurons is essential for the large-scale implementation of SNNs in hardware. In this work, we have experimentally demonstrated a Partially Depleted (PD) Silicon-On-Insulator (SOI) MOSFET based Leaky-Integrate & Fire (LIF) neuron where energy-and area-efficiency is enabled by two elements of design -first tunneling based operation and second compact sub-threshold SOI control circuit design. Band-to-Band Tunneling (BTBT) induced hole storage in the body is used for the "Integrate" function of the neuron. A compact control circuit "Fires" a spike when the body potential exceeds the firing threshold. The neuron then "Resets" by removing the stored holes from the body contact of the device. Additionally, the control circuit provides "Leakiness" in the neuron which is an essential property of biological neurons. The proposed neuron provides 10× higher area efficiency compared to CMOS design with equivalent energy/spike. Alternatively, it has 10 4 × higher energy efficiency at area-equivalent neuron technologies. Biologically comparable energy-and areaefficiency along with CMOS compatibility make the proposed device attractive for large-scale hardware implementation of SNNs.
Background
Neuromorphic computing aims to emulate the information-processing paradigm used by the human brain to solve complex cognitive tasks like learning and recognition. Neuromorphic architectures generally implement spiking neural networks (SNNs), third generation neural networks, which offer energy-and area-efficient realization of the human brain 1 . The human brain consists of about 10 11 neurons 2 . Thus, neurons are the integral components of any neuromorphic system. Design of compact, energy-efficient neurons with high manufacturability is critical for the large-scale realization of SNNs in hardware. In addition to conventional silicon-based CMOS circuits, various non-silicon material based devices have also been explored as artificial neurons. Traditional silicon-based CMOS circuit [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] implementations occupy a large area. Other non-silicon based neurons such as IMT 17, 18 , Neuristor 19 , PCM 20 , and PCMO 21 have new materials requirements at various levels of maturity, which add process technology complexity and cost. Previously, our group has experimentally demonstrated an impact-ionization based LIF neuron using High Volume Manufactured (HVM) Silicon-on-Insulator (SOI) technology with excellent energy-and area-efficiency 13 . Impact ionization is a high drain-current process where a small fraction (< 0.1%) of the drain current generates electron-hole pairs (EHP) for floating body effect. Alternatively, a tunneling current has 100% EHP generation to enable energy efficiency. Thus, we had proposed a tunneling based neuron by a simulations study -sans experimental demonstration of tunneling based LIF behavior or energy efficient sub-threshold circuits design 22 .
In this work, we demonstrate LIF behavior experimentally in a 32nm PDSOI CMOS technology and design a sub-threshold reset circuit to enable energy efficiency. Integration of Band-to-Band Tunneling current from the drain into the body to charge up the floating body coupled with leakage from the source and body terminal enables the leaky integration. Sub-threshold operation of the device enables ultra-energy efficient operation. The modulation of spiking frequency as a function of the input drain voltage amplitude is experimentally demonstrated to show LIF behavior. Finally, we design the reset circuit using subthreshold operation, validate the operation and evaluate its energy and area efficiency. Thus, we demonstrate a compact, energy efficient, and highly manufacturable LIF neuron on a 32nm PDSOI CMOS technology.
• Spiking Neural Network & LIF Neuron Model Fig. 1 : (a) Biological neuron structure consists of the dendrites, soma, and the axon which are related to (b) algorithmic neuronal functionality, (c) The equivalent circuit implementation of the neuron in an SNN, (d) Transient response for LIF neuron for different inputs is shown. For input (I m < I crit ), the neuron never spikes since V never exceeds V th . The frequency is zero in this case. However, for I m ≥ I crit , neuron fires when V exceeds V th and the frequency of firing increases with an increase in I m , (e) Typical output frequency (f o ) vs. input current characteristics of an LIF neuron which is to be mimicked artificially.
The structure of a typical biological neuron is shown in Fig. 1(a) . It uses dendrites to collect currents ( ) and sums them ( = Σ ) from various synapses. The input current ( ) is used by the Soma to perform the LIF function. Finally, every instant the neuron triggers a firing event, a spike (pulse) is sent out through the axon to the other neurons by a spike driver. The algorithmic representation of the computations performed by the biological neuron 23 is shown in Fig. 1(b) . The circuit equivalent model for the LIF neuron consists of a parallel connected leak resistance ( ) and membrane capacitor ( ) as shown in Fig. 1(c) . A current source models the net synaptic input current which charges up the capacitor and produces a potential equivalent to the neuron membrane potential. When the potential exceeds the threshold ( ≥ ℎ ), the neuron is reset to the resting potential ( ) by discharging the capacitor through the voltage-controlled switch (S), akin to a biological neuron. A separate Spike Driver is used which issues a spike each time exceeds ℎ . The governing differential equation for the LIF model is given in Equation (1).
The transient response of the LIF neuron is shown in Fig. 1(d) . At low input current ( ), never exceeds the threshold ℎ -which produces no spikes. However, when is high ( > ), the increase in input current reduces the charge up time to ℎ . This leads to the increase in the output frequency ( ) with an increase in input as shown in Fig. 1(e) .
Device Structure, Concept, and Operation
In this work, LIF neuron functionality is demonstrated using a simple PDSOI MOSFET with body contact. The device structure and circuit schematic are shown in Fig. 2(a) . The neuron can operate with voltage or current input 13 . For the sake of simplicity, a voltage-based operation is explained throughout the text. The current-based operation is shown in Supplementary Information 1. The body of the device can be thought of as the soma of the biological neuron and the body potential as the membrane potential. The gate terminal is grounded and is used as the reference terminal.
of the device is set to a small positive value ( = 0.4 ) to bias the device in deep subthreshold. The input is provided at the drain terminal ( = ) and the voltage output is taken from the body terminal ( = ). The leaky-integration and reset function of the neuron is explained with the help of band diagrams as shown in Fig. 2(b) and (c) respectively. To enable leaky-integration ( Fig. 2(b) ), a large bias voltage is applied at the drain terminal ( ~ 1 ), this causes the minority electrons in the body to tunnel into the drain, leaving behind holes resulting in current that is integrated to charge up the floating body. A small fraction of the holes leaks out over the body-source junction and through the non-ideal switch (SW), which results in leak current . Body charging takes place due to net current − . Thus, for constant applied bias, an increasing number of holes get stored in the body of the device. The hole storage saturates when a steady-state ( ≈ ) is reached between the incoming hole current ( ) and the outgoing leakage current ( ). The increase in stored holes in the body leads to an increase in the body potential of the device over time. Once the body potential exceeds a pre-defined threshold voltage ( ℎ ) the neuron is reset by removing the stored holes. This is achieved by simply closing the switch (SW) to ground the body terminal as shown in Fig. 2(c) . Thus, a completely sub-threshold operation of the transistor is designed to enable ultra-low current operation. For ultra-low current LIF neuron operation, an external fire and reset circuitry (shown in Fig. 3 ) is designed to operate in sub-threshold to enable ultra-low energy operation. The circuit takes inspiration from the integrate and fire neuron circuit proposed by Carver Mead 24 . It detects when the body potential exceeds ℎ , produces a spike and resets the body (equivalent to membrane) potential by draining the body charge. The fire and reset circuit consist of two CMOS inverters (INV1 and INV2) connected in series and a MOSFET M2, which behaves as a switch. The output spikes of the neuron are obtained at the output of INV2 ( ), this output also drives the gate of M2. Initially, the body potential is below ℎ (defined by the switching threshold of INV1) thus, the output of INV1 ( ) is high and is low. When the input voltage is applied at the drain terminal, the body potential begins to rise due to BTBT current which is integrated to charge up the body. When the body potential crosses ℎ , becomes low. This causes to become high and the neuron is said to fire. The high voltage at makes the switch M2 highly conducting thereby removing all the holes stored in the body of the device (M1) and the neuron resets. The of M2 set by external leak voltage ( ) controls the leakage current through the body contact. All circuit elements are designed to operate in sub-threshold to enable energy efficient operation. 
Experimental Validation
The DC transfer characteristics ( -with gate grounded) of the PDSOI MOSFET (W = 1 m and L = 40 nm) in the body grounded configuration is shown in Fig. 4(a) . At low drain-gate bias ( ) of 0.5 V there is minimal drain-body tunneling thus the drain current matches with the source current. However, when is increased to 1 V there is significant band-to-band tunneling (BTBT) of minority electrons from the body into the drain. This leads to a significant drain current in the subthreshold region as compared to the source current. The presence of body-drain tunneling is further validated by experimentally measuring the drain, source, body and gate current as a function of drain bias (VSG = 0.4V, gate and body grounded) as shown in Fig. 4(b) . For greater than 0.5 V significant tunneling current is observed between the drain and the body. Also, the relatively negligible leakage current in the gate terminal rules out the possibility of gate tunneling at high
. The sub-threshold BTBT current, which is much smaller than on-state current by 4 orders, is utilized for energy efficient operation. For the floating body configuration, the R1 drain current is identical and low for all case. After programming, the R2 drain current is high (due to stored holes during programming), followed by a decay toward R1 read current values (hole loss during read). An increase in program time ( ) produces an increase in R2 drain current, indicating the accumulation of holes (integration) over time. All current spikes indicate displacement currents due to voltage switching, (c) High R2 drain current ( 0, 2 ) increases with . Increase in shows an increase in the rate of integration. Comparing the current with a reference current ( ℎ ) produces the time to spike or the inverse of spiking frequency (1/ 0 ), (d) Same scheme applied for body ground configuration shows no increase in R2 current implying no hole storage due to efficient hole leak-out through body contact, (e) Spiking frequency ( 0 ) vs shows typical LIF neuron behavior.
While low current and voltage can be measured slowly in DC with SMUs or measured fast by onchip inverter gates with tera-ohm impedance and small capacitance, off-chip fast measurement of floating body voltage is challenging as Oscilloscopes have a low maximum impedance (1 megaohm) compared to on-chip inverters. To circumvent this problem, a high drain current read is used before and after the program to enable fast time-resolved measurement. Hence a Read (R1) -Program (P) -Read (R2) scheme is used to demonstrate the integration and reset functionality of neuron as shown in Fig. 5(a) . In the R1 phase, the device is biased in saturation ( = -0.35 V and = 0.1 V) and the reference drain current ( , 1 ) is measured. In the P phase, a large (1 V) and a small positive (0.4 V) is applied to enable leaky-integration. In R2 phase the device is biased identical to the R1 phase and the drain current ( , 2 ) is measured. To demonstrate e integration, we measure the device in body contact floating condition as shown in Fig. 5(b) . The drain currents show displacement current spikes when voltage switching occurs during the transition to R1, P and R2 conditions. Initially, the R1 drain current is low (~5 ). The P drain current (in subthreshold) is orders of magnitude lower and cannot be observed in the scale. The R2 drain current is initially higher than R1 (due to the holes stored in the body during P) and then decays slowly towards R1 drain current levels (due to body source leakage). The initial R2 drain current ( 0, 2 ) is a measure of holes stored during P. A gradual increase in 0, 2 followed by saturation with an increase in program time ( ) is observed. This indicates the gradual accumulation of holes (integration) in the floating body with time. The 0, 2 current is then sampled and plotted as a function of and in Fig. 5(c) . The rate of integration increases by increasing . To demonstrate reset, we measure with body contact shorted to ground to discourage charge storage. When the same scheme is applied to the device in body grounded configuration no increase in , 2 is seen (Fig. 5(d) ). In this configuration, the holes flow out of the body contact thus there is no hole storage in this configuration. Hence reset can be performed in the neuron by grounding the body contact. The comparison of 0, 2 ( Fig. 5(c) ) to a threshold ( ℎ ) produces a spike time which is inverse of the spike frequency (1/ ). The spike frequency (f0) vs input voltage ( ) curve shows typical LIF characteristics ( Fig. 5(e) ).
Performance & Benchmarking
The area and energy performance of the circuit is evaluated by implementing the neuron circuit in Cadence Virtuoso using GLOBALFOUNDRIES GFUS7SW technology. Detailed information about layout, transient simulations, and energy/spike for the neuron are given in Supplementary Information 1. A behavioral model is developed for the neuron which is incorporated in an SNN to solve Fischer's Iris classification problem. The network demonstrates state-of-the-art learning performance with recognition accuracy of 96% (Supplementary Information 2) . The hardware translation of this SNN is explored extensively in the literature [25] [26] [27] . The area and energy/spike of the neuron is benchmarked with literature in Table 1 . The conventional CMOS based neurons occupy large chip area and consume considerable energy/spike 5, 9, [13] [14] [15] [16] . Recently an energy efficient CMOS neuron is demonstrated 6 but has poor area efficiency. Active efforts are being made to use novel materials like PCM 20 and PCMO 21 to improve the area and energy efficiency, but in their present state, the proposed neuron performs better in both metrics. It further improves over the previous LIF neuron demonstration 13 using high on-state current based impact ionization and above threshold circuit design by enabling sub-threshold BTBT based SOI device operation as well as subthreshold control circuits. The proposed neuron provides 10× higher area efficiency compared to CMOS design with equivalent energy/spike. Alternatively, it has 10 4 × energy efficiency at areaequivalent neuron technologies (e.g., Impact ionization or phase change based neurons). The proposed neuron in this work has several advantages; it operates completely asynchronously which is an essential characteristic of biomimetic systems. Additionally, the leakiness of the LIF neuron plays an important role in biology by introducing a time-dependent memory for neurons based on ion channel dynamics 28 . Further, this leakiness enables the neurons to process noisy signals in a noisy environment 29 . Ultimately, the use of mature PD-SOI technology makes it favorable for very large-scale implementation of SNNs. * Projected area at 32 nm node
Conclusion
To summarize, we have experimentally demonstrated a PDSOI MOSFET based LIF neuron on a highly manufacturable 32nm CMOS SOI technology. Novel use of subthreshold-based operation using band-to-band tunneling phenomenon at the device level as a well sub-threshold controlcircuit operation enables extremely energy-efficient operation with 3.2 fJ/spike energy. The use of the compact circuitry along with extremely high energy efficiency makes this neuron an attractive choice for large-scale implementation of SNNs in hardware. This enables a 10× higher area efficiency compared to state-of-the-art CMOS design with equivalent energy/spike. Alternatively, 10 4 × better energy efficiency is observed at area-equivalent neuron technologies.
Methods
The 32nm Silicon-On-Insulator (SOI) High-K Metal Gate (HKMG) CMOS technology 30, 31 is used to fabricate the devices used in this study. The gate dielectric stack consists of chemically grown 1.7nm HfO2 (ALD) and 0.8nm interfacial SiO2. The VT of the device is adjusted by using a Lanthanum capping layer between the HfO2 gate oxide and the TiN metal gate. High volume manufacturability and excellent CMOS performance are demonstrated earlier 32 . The crosssectional TEM image of the fabricated device (PDSOI MOSFET) is shown in Fig. 6 . All the DC-IV and Transient IV characterizations are performed at room temperature using the Agilent B1500A Semiconductor Device Parameter Analyser. A. Experimental Energy/Spike for Leaky-Integration
The effective neuron input current ( ; tunneling current) that charges the body of the proposed device (integrator) is extracted by sampling the experimental DC drain current ( ) vs. source voltage ( ) data (with gate grounded) at =0.4 V (Bias point for neuron operation) as shown in Figure S1 . (a). The effective neuron input current ( ) as a function of drain bias ( ) is given in Figure S1 . (b). The energy/spike for the integrator (Figure S1 . (c) Figure  S2 . (b). The input current (Iinput) is the net synaptic current from the various input synapses. The neuron uses the proposed SOI device (M1) in a configuration where the input current is applied at the drain terminal, membrane potential is read out from the body terminal, and the gate-source bias is used to operate the device in the subthreshold region. The use of subthreshold design and tunneling phenomenon enables extremely energy efficient operation. The neuron circuit comprises the following blocks:
The contribution of each block towards LIF neuron operation is given below.
• Leaky-Integration
The equivalent circuit in the leaky-integration phase is shown in Figure S2 . (c). When the input current is applied at the drain terminal of the device (M1), the floating drain voltage adjusts itself to balance the incoming input current with the source-drain current of M1. For large input currents, the drain voltage charges up to a large value which causes significant band-to-band tunneling between the drain-body region. This current leads to the accumulation of holes in the body and charges the capacitor CB (integration). A small fraction of the stored holes leaks out through the leak resistance of MOSFET M2 (leakiness).
• Fire & Reset
The equivalent circuit for fire & reset phase is shown in Figure S2 . The circuit in Figure S2 . (a) is implemented in Cadence Virtuoso using the GlobalFoundries 180 nm GFUS7SW technology. Transient simulation is performed to validate the LIF neuron functionality proposed in this work. Also, the energy-and area -efficiency of the neuron is calculated using the simulation results. The device parameters used for circuit simulation are tabulated in Table S1 . The transient dynamics for the body potential (Vbody) and the corresponding spiking output (Vspike) for an input current of 1 nA is shown in Figure S3 . The area for the circuit is estimated from the layout shown in Figure S4 . The behavioral neuron model for SNN simulation is shown in Figure S5 . (a). The drain dependent tunneling current is modeled by a voltage-dependent current source ( = ( )). The input current is applied to a parallel combination of a leak resistor ( ) and membrane capacitance ( ). The resting potential for the neuron is set by the DC source ( ). Once the membrane potential (measured across ) exceeds the firing threshold ( ℎ ) the neuron is reset by leaking out the charge stored in through the switch SW 1 .
The input current is obtained experimentally from the DC characteristics as shown in Figure S1 . Figure S6. (a) . The raw features are the first population coded by normalization and transformation. The transformation step converts the raw data into input currents for the first layer of the SNN. The 16 input neurons are connected to 3 output neurons through the excitatory synapses as shown in Figure S6. (b) . The output layer forms a winner take all configuration through mutual inhibition. Learning takes place through a supervised Spike-Time-Dependent-Plasticity rule. Additional information about population coding is given in Figure S6 . (c). The learning accuracy as a function of training iterations is plotted in Figure S7 . 96% accuracy is achieved for the Fisher Iris classification dataset, which matches state of the art for SNN 2, 3 . 
